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In this paper, the effect of inclusion of phosphorous (at a concentration below 1%) on the
high temperature characteristics (up to 300 C) of the SiO2/SiC interface is investigated.
Capacitance–voltage measurements taken for a range of frequencies have been utilized to extract
parameters including flatband voltage, threshold voltage, effective oxide charge, and interface
state density. The variation of these parameters with temperature has been investigated for bias
sweeps in opposing directions and a comparison made between phosphorous doped and as-grown
oxides. At room temperature, the effective oxide charge for SiO2 may be reduced by the phospho-
rous termination of dangling bonds at the interface. However, at high temperatures, the effective
charge in the phosphorous doped oxide remains unstable and effects such as flatband voltage shift
and threshold voltage shift dominate the characteristics. The instability in these characteristics
was found to result from the trapped charges in the oxide (61012 cm3) or near interface traps at
the interface of the gate oxide and the semiconductor (1012–1013 cm2 eV1). Hence, the perfor-
mance enhancements observed for phosphorous doped oxides are not realised in devices operated
at elevated temperatures. Published by AIP Publishing. [http://dx.doi.org/10.1063/1.4969050]
I. INTRODUCTION
In the history of high temperature electronics, the silicon
technology has been used with a limited operating capability
of temperatures below 150 C.1 The demand for electronic
components that are capable of sustaining high temperature
operation for markets such as automotive, aerospace, energy
generation, and military has been growing rapidly. Due to
the excellent material properties of silicon carbide (SiC),
such as the extremely small intrinsic carrier density, the
feasibility to grow a thermal oxide, and wide band gap, it has
become a leading candidate for high temperature and high
power electronics. A lot of effort has been made to improve
the quality, performance, and reliability of silicon carbide
Metal Oxide Semiconductor (MOS) structures, especially
focusing on the quality of the gate oxide layer, which plays a
vital role in the performance of SiC MOSFETs. However, in
the recent years, a number of issues have been reported with
SiC MOSFETs, especially in terms of performance and long
term reliability.2,3 These issues have been gradually allevi-
ated as a result of recent developments. One of the signifi-
cant remaining issues with silicon carbide MOSFETs is the
low channel mobility caused by Coulomb scattering and
trapping that decreases the number of free carriers.4,5 Many
researchers have been working on increasing the channel
mobility of SiC MOSFET by optimizing passivation techni-
ques using nitrogen-,6,7 sodium-,8 and phosphorous-9,10 rich
environments. It has been shown6,11 that the inversion chan-
nel mobility within SiC dramatically improves when the
ð1120Þ face is utilised, although this leads to a decrease in
the threshold voltage, which for some applications may be
undesirable. Threshold instability is one of the important
factors which disrupts the performance and reliability of SiC
MOSFET. Recently, the threshold voltage instability for
MOSFET annealed in POCl3 has been investigated by using
both positive and negative biases at temperatures up to
200 C.12 The data were described by a model based on the
capture and emission properties of traps at the SiO2/SiC
interface or in the bulk oxide. It has been confirmed that the
main origin of the threshold voltage instability is the oxide
traps in phosphorous doped oxides.
It has been reported that incorporating P atoms into the
SiO2/SiC interface reduces the density of interface states
(Dit) near the conduction band and increases the field effect
mobility to 89 cm2/V s.10 Linked to this experimental result,
a strong reduction in the interface state density was observed
for samples implanted with P prior to oxidation.10 It is
believed that the incorporated P atoms reduce the strain and
increase the carrier density at the SiO2/SiC interface.
10,13 G.
Liu also reported that passivation of the SiO2/SiC interface
using phosphorous results in lower Dit and higher field effect
mobility than nitrogen passivation for MOSFETs fabricated
on both the Si face and the ð1120Þ a-face of 4H-SiC.6
However, the mechanism responsible for Dit reduction by P
incorporation is still not fully understood.
Atoms in group 5 of the periodic table consist of nitro-
gen (N), phosphorous (P), arsenic (As), antimony (Sb), and
bismuth (Bi), and each has 5 electrons in the outermost shell.
This electron configuration provides 4 half-filled outer orbi-
tals that can interact with the lone pairs of other elements to
form 4 covalent bonds. According to Density Functional
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Theory (DFT) calculations, strong silicon-nitrogen, silicon-
phosphorous, and silicon-arsenic bonds are created at the
SiC/SiO2 interface, resulting in a decrease in the density of
near interface traps.14 Observations also imply that N and P
atoms can not only passivate interfacial defects but may also
diffuse into the SiC substrate, resulting in an increased chan-
nel mobility and reduction in threshold voltage, through the
creation of shallow donors.6,15,16 The occurrence of counter
doping of the SiC surface has been proposed, where a very
thin n type layer is formed at the SiC/SiO2 interface due to
the incorporation of N or P atoms.6
The conductivity of the SiC surface after being exposed
to post-oxidation annealing (POA) in N2O and POCl3 has
been examined qualitatively by using scanning spreading
resistance microscopy (SSRM) measurements.17 It was
found that the incorporation of P-related shallow donors after
POA in POCl3 is greater than the N-shallow donors incorpo-
ration during N2O treatment, which subsequently explains
the significantly enhanced channel conductivity of the
MOSFETs. The quantitative analysis of the doping at the
SiO2/SiC interface to explain the function doping effect from
N and P atoms was performed using electrostatic simula-
tions.18 The counter doping effect was assumed to arise from
a thin layer of n type material in the p-well region. By vary-
ing the thickness and the doping concentration, it was identi-
fied that the counter doping reduces the electric field at the
interface, alleviating the surface roughness effect, resulting
in higher mobility, but resulted in instability in the threshold
voltage (VTH), the flatband voltage (VFB), and the effective
charge (NEFF).
Because of the suitability of SiC for the realisation of
high temperature electronic devices, the reliability and the
high temperature performance of phosphorous incorporated
SiO2 in 4H-SiC are of increasing interest. However to date,
very little attention has been paid to the performance of
phosphorous doped oxides at high temperatures. In this
paper, we have investigated the flatband, the threshold volt-
age, and the oxide charge shift (hysteresis) for phosphorous
incorporated MOS (by characterizing bidirectional C-V
curves at different frequencies between 10 kHz and 1 MHz)
at temperatures up to 300 C. All the extracted parameters
were compared to an undoped thermal oxide gate dielectric
sample to determine the effect of phosphorous incorporation
on the oxide characteristics.
II. EXPERIMENTAND EVALUATION METHOD
In this work, two Si face, 4 off axis, and 4H-SiC wafers
(4lm epilayer thickness with ND¼ 1.44 1017 cm3) with
different gate dielectric fabrication processes were com-
pared. Sample 1 was prepared with a thermal oxide gate
electric MOS that has been through a conventional post
oxide annealing process.19 Sample 2 is a phosphorous doped
gate oxide structure, which was annealed using a planar
source of phosphorous pentoxide (P2O5) after thermal oxida-
tion. This process resulted in a phosphorous concentration of
below 1% in the gate dielectric. Both wafer processes are
designed to be compatible with a commercial CMOS pro-
cess.20 Process details and the equivalent oxide thickness of
the SiO2 for both wafers are summarized in Table I.
A Keithley 4200 SCS was used to measure capacitance-
voltage (C-V) characteristics at different frequencies and ele-
vated temperatures. The measurement was swept from accu-
mulation (þ10 V) to depletion (10 V) (reverse sweep) and
vice versa (forward sweep) under positive and negative bias
conditions. In this experiment, the flatband voltage (VFB)
was determined by calculating the flatband capacitance, CFB
using
CFB ¼ Cox:esA=LD
Cox þ esA=LD ; (1)
where es is the permittivity of the silicon carbide (taken as
equal to 9.7e0
21), Cox is the experimental oxide capacitance,
and LD is the Debye length, which can be expressed as
LD ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
kTes
q2ND
s
; (2)
where k is the Boltzmann constant, T is the temperature,
and ND is the doping concentration. The flatband voltage
is extracted directly from the capacitance-voltage
characteristic.
A significant effort has been focussed on trying to
improve the quality of SiC/SiO2 by reducing the total effec-
tive oxide charge and the interface state density, because
these two parameters determine the carrier channel mobility
and the gate leakage current. During MOSFET operation, the
density and position of charged centres in the gate oxide
change, resulting in the observed stability and reliability
problems. Effective oxide charge, QEFF, is used to describe
the charge trapped in the bulk of the dielectric and is com-
puted from the sum of the fixed oxide charge (QF), mobile
ionic charge (QM), and oxide-trapped charge (QOT). QEFF
does not vary with gate voltage, unlike interface trapped
charge (QIT), and it can be assumed that the charges exist at
the bulk of SiO2
QEFF ¼ QF þ QM þ QOT : (3)
In order to extract QEFF, the high-frequency room-temperature
capacitance–voltage characterization was performed at 1 MHz.
The effective oxide charge was obtained using
TABLE I. Summary of fabrication process for both samples.
Wafer Metal Gate dielectric Total effective oxide thickness (nm) Size (lm2)
1 Aluminium Thermal oxide þ anneal þ nitride cap 33 1.12  105
2 Aluminium Thermal oxide þ anneal (PHOS source) þ nitride cap 35.7 1.12  105
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QEFF ¼ Cox WMS  VFBð Þ
A
; (4)
where WMS is the metal-semiconductor work function (the
work function used for Al is 4.1 eV and the electron affinity of
SiC is 3.1 eV (Ref. 22)), Cox is the experimental oxide capaci-
tance per unit area, and VFB is the flatband voltage. The effec-
tive oxide charge density, NEFF, can be calculated as
NEFF ¼ QEFF
q
: (5)
In SiC MOS capacitors, the inversion capacitance cannot be
measured due to the low intrinsic carrier concentration and
hence low generation of minority carriers.23,24 The turn-on
region of a MOSFET correlates to the inversion region in
C-V measurement data. The threshold voltage VTH can be
determined from the flatband voltage by
VTH ¼ VFB6 A
Cox
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
4esqjNDUBj
p
þ 2jUBj
 
; (6)
where A is the gate area, ND is the doping concentration, and
VFB is the flatband potential. UB is the bulk potential calcu-
lated from
UB ¼ kT
q
ln
ND
ni
 
; (7)
where ni is the intrinsic carrier concentration.
However, the calculated threshold voltage VTH may be
slightly different from the threshold voltage VTH for a
MOSFET owing to the variety in methods used to extract the
threshold voltage.
III. RESULTS AND DISCUSSION
A. Capacitance voltage characterization (room
temperature)
The data in Figure 1 show the room temperature C-V
characteristic of MOS capacitors fabricated on both wafers.
In each figure, the quasi static and high frequency (1 MHz)
C-V data are plotted with a theoretical curve, which was cal-
culated using25,26
CD;theory wsð Þ ¼
AqND exp
qws
kT
 
 1

ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2kTND
eSiC
exp
qws
kT
 
 qws
kT
 
 1
 	s : (8)
The effective oxide charge concentration, NEFF, was cal-
culated to be 3.26 1011 cm2 for the undoped oxide and
3.03 1011 cm2 for the phosphorous doped oxide. At
room temperature, both samples have negative values of the
order of 3 1011 cm2. Phosphorous may reduce the effec-
tive oxide charge by passivating dangling bonds at the inter-
face; however, the difference is minor in this case. Since the
effective oxide charge is a sum of fixed, mobile, and trapped
charge,22,27 further analysis is required to identify the rela-
tive contributions from the constituent components. Herein,
the temperature dependence of the effective oxide charge,
flatband, and threshold voltage were studied to determine the
effect of phosphorous incorporation on the characteristics of
the SiO2/SiC interface.
B. Capacitance voltage characterization (elevated
temperatures)
In order to investigate the polarization of the gate
dielectric and temperature dependence of phosphorous incor-
porated oxide parameters, 1 MHz capacitance voltage char-
acteristics were measured at temperatures up to 300 C.
As can be observed from the data in Figure 2, the C-V
data show a shift in the flatband voltage for both samples that
increases monotonically with temperature. The data indicate
that the shift in VFB is larger for the phosphorous doped dielec-
tric, indicating a shift in effective oxide charge and the exis-
tence of electron trapping, either at the SiO2/SiC interface or in
the bulk oxide. The effect of phosphorous incorporation on the
characteristics was investigated by extracting the shift in VFB,
VTH, and NEFF arising from positive gate bias bidirectional
FIG. 1. Room temperature C-V characteristics of 4H-SiC MOS capacitors: (a) undoped gate dielectric; (b) phosphorous doped gate dielectric. Experimental
quasi static and high frequency (1 MHz) data are plotted with a theoretical curve.
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depletion to accumulation (forward sweep) and accumulation
to depletion (reverse sweep) voltage sweeps and negative gate
bias bidirectional accumulation to depletion (reverse sweep)
and depletion to accumulation (forward sweep) voltage sweeps.
DVFB, DVTH, and DNEFF are defined as the difference in values
from those obtained at room temperature; the forward sweep
data of VFB, VTH, and NEFF at room temperature are always
compared to the forward sweep of VFB, VTH, and NEFF at
elevated temperature and vice versa. All the measurements
were performed on fresh samples, meaning that the capacitors
had not undergone any previous electrical stressing and
measurements.
C. Flatband voltage, VFB, instability
The data presented in Figure 3 show the change in the
extracted flatband voltage, highlighting the differences aris-
ing from the direction of the voltage sweep. The data in
Figure 3 show that the difference in the flatband voltage for
the phosphorous doped dielectric is more than a factor of
four greater than that observed in the undoped dielectric (for
both gate bias), which has only a small shift at all tempera-
tures between room temperature and 300 C. The shift is par-
ticularly significant for the reverse sweep during the C-V
measurements. We also observed positive VFB shifts in the
reverse sweep data (red triangles), in close agreement with
previously reported PSG oxides on Si where the observed
shift in the C-V characteristics is significant; this is possibly
due to the charge displacement or the buildup of polarization
in the PSG doped oxide layer.28 However, from the results of
the flatband voltage shift from negative and positive bias
measurements (accumulation to depletion and backward and
depletion to accumulation and backward), where the flatband
shift of sample 2 is to the positive direction regardless of the
applied bias stress (bias independent), we conclude that the
instability of phosphorous-doped SiO2 is due to charge trap-
ping or mobile charge rather than the polarization effect
where the bias dependent shift is expected.
FIG. 2. 1 MHz capacitance–voltage characteristics of undoped (Figure 2(a)) and phosphorous doped devices (Figure 2(b)) measured at temperatures between
100 and 300 C.
FIG. 3. Change in flatband voltage DVFB extracted from 1 MHz C-V characteristics as a function of temperature for undoped and phosphorous doped dielec-
trics under negative (Figure 3(a)) and positive (Figure 3(a)) gate bias conditions. DVFB is defined as the difference of VFB at room temperature and those VFB
obtained at elevated temperature.
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When Vg was swept from Vg¼10 V to Vg¼ 10 V (for-
ward sweep), minority carriers are attracted to the interface
from the bulk of the SiC. Since the concentration of minority
carriers is negligible in SiC MOS capacitors, the effect on
the characteristics of the trap and de-trap processes at the
SiC/SiO2 interface is not apparent. This implies that the
number of trapped charges at the interface is small, sugges-
ting that the value of DVFB should remain constant as the
temperature changes. However, under negative bias condi-
tion, the data show that the value of DVFB becomes negative
with increasing temperature and while both samples show
similar behaviour, the changes in DVFB for the phosphorous
doped dielectric are more noticeable. Meanwhile, under pos-
itive bias stress, different trends were observed. The DVFB
remains constant as the temperature increases for undoped
samples, but the data show that the value of DVFB for phos-
phorous doped samples becomes noticeably positive with
increasing temperature.
When the gate voltage was swept from Vg¼ 10 V to
Vg¼10 V (reverse sweep), majority carriers are accumu-
lated at the interface. Since the majority carrier concentration
is significantly higher than the minority carrier concentration
in SiC MOS capacitors, the effect of trap and de-trapping
due to states at the interface is more obvious for both bias
conditions, especially for the phosphorous doped SiO2
dielectric. The larger changes in DVFB for this sweep direc-
tion (reverse sweep) can be explained by the trapping of
these additional carriers at the interface.
The data in Figure 4 show the bidirectional characteris-
tic of VFB values for the phosphorous incorporated sample
measured at different frequencies. The data for the forward
sweep measurement, at temperatures below 200 C, show a
minor variation in VFB with frequency, but as the tempera-
ture is increased above 200 C, the VFB values are signifi-
cantly reduced with increasing frequency. For reverse sweep
measurements, the data show that the shift in VFB is unaf-
fected by frequency, but are shifted to larger VFB as the tem-
perature increased, similar to the data shown in Figure 3.
D. Threshold voltage, VTH, instability
The threshold voltage, VTH, is the bias at which the sur-
face potential, US, equals twice the bulk potential UB and
can be calculated from the C-V characteristics using
FIG. 4. Frequency dependence of VFB for the phosphorous doped oxide measured for both directions. (a) Forward sweep and (b) reverse sweep.
FIG. 5. Threshold voltage (VTH) extracted from 1 MHz C-V characteristics as a function of temperature for the undoped (sample 1) and phosphorous doped
(sample 2) dielectrics under negative (Figure 5(a)) and positive (Figure 5(a)) gate bias conditions.
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Equation (6). The calculated values are shown by the data in
Figure 5. Similar to the data shown in Figure 3, the effect of
trapping and de-trapping processes is less significant during
the forward sweep, resulting in a smaller shift in VTH as the
temperature increases. Furthermore, the threshold voltage
shift in the device with the phosphorous doped dielectric is
greater (up to 2 V shift at 300 C) than for the undoped
dielectric as the temperature increases during reverse sweep
for both bias conditions.
The variation in VTH with frequency and temperature
was also investigated. The data in Figure 6 show the bidirec-
tional characteristic of VTH for the phosphorous incorporated
sample as a function of frequency at elevated temperatures.
The same trend is observed for VTH as for VFB, where the
instability is more pronounced at 250 C and 300 C. The
results show that VTH is stable with frequency when the gate
bias is swept from Vg¼ 10 V to Vg¼10 V. However, the
observed frequency dispersion increases with temperature,
similar to the trend observed for the VFB data. At higher tem-
peratures, VTH values decrease because the emission of
trapped charges increases as the bandgap of SiC reduces, so
a lower bias is required to form an inversion region.12 From
the data, it is clear that the concentration of trapped charge is
greater in the phosphorous doped dielectric than in the
undoped samples. The enhanced shift in both flatband and
threshold voltages is also linked to the presence of a defect
arising from the incorporation of positive phosphorous in the
oxide and at the SiO2/SiC interface.
29–32 P atoms are not
mobile if they are in the form of PSG, formed during the
annealing process. PSG is a polar material and the effect of
polarization is more significant when it is electrically biased
at high temperatures.9,33 Different types of voltage stress
measurements are needed to investigate the characteristics of
NITs.12
E. Total effective oxide charge density, NEFF,
in phosphorous incorporated oxide
NEFF depends on the quality of both the gate oxide and
the interface. Previous studies have examined a range of
approaches to reduce NEFF because it is one of the dominant
factors in the suppression of channel mobility and reduces
the quality of oxide based passivation layers.22 In this study,
bidirectional 1 MHz C-V characteristics at elevated tempera-
tures were used to compare the temperature dependence of
NEFF in the phosphorous incorporated and undoped oxides.
NEFF was determined using Equation (5), with a work func-
tion difference between the aluminium contact and the SiC
of 1.0 eV.25 Figure 7 depicts the dependence of NEFF at ele-
vated temperatures extracted from sweeps forward and
reverse for both dielectrics under negative (Figure 7(a)) and
positive (Figure 7(a)) gate bias conditions. For the undoped
oxide, the variation in the effective oxide charge density
shows a minor variation with temperature, with values
between 2 and 4 1011 cm2 in both directions regard-
less of the applied bias stress. In contrast, under a negative
bias condition, the data for the forward sweep on the phos-
phorous doped dielectric show NEFF monotonically decreas-
ing from 2.4 1011 cm2 to 6.4 1010 cm2 with
increasing temperature up to 250 C, before changing polar-
ity to 4.07 109 cm2 at 300 C, but the NEFF increases
slowly with increasing temperatures under positive bias con-
dition. In the reverse sweep, significantly different character-
istics were observed (both bias conditions). The NEFF
increases slowly from room temperature to 100 C, followed
by an abrupt increase above 100 C. This behaviour may be
attributed to the concentration of mobile charge in the phos-
phorous incorporated oxide, which is distinct from the chem-
ically bonded P atoms that lead to the observed increase in
NEFF.
This instability in NEFF has two potential origins: charge
trapped in the bulk of the dielectric, which is described using
an effective charge density (NEFF), and charge trapped in
interface states, described using the interface state density
(Dit). The data in Figure 7 show that the effective charge
density in the phosphorous doped dielectric shifts signifi-
cantly in comparison to the undoped dielectric. From these
data, it appears that traps in the oxide generated during the
phosphorous doping process result in the electrical instability
through the capture and emission of electrons and holes at
the SiO2/SiC interface or in the oxide.
12
FIG. 6. Frequency dependence of VTH for sample 2 measured for both directions. Forward sweep (a) and reverse sweep (b).
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F. Bias Temperature Stress (BTS)
In order to investigate the presence of mobile charge in
these two samples, positive and negative bias temperature
stress (BTS) has been performed according to the method
stated in Ref. 26. Initially, the C-V measurements at room
temperature are taken as reference (before stress) for both
samples. Then, the samples are heated to 200 C and a gate
bias to produce an oxide field of around 10 MV/cm is applied
for 5 min for the charge to drift to oxide interface. (In our
case, the thickness of oxides is around 36 nm, so 3.6 V was
applied.) The samples are then cooled to room temperature
under bias, and the C-V measurements are performed. For
the negative bias temperature stress (NBTS), the procedure
is then repeated with the opposite bias polarity. It is impor-
tant to keep the oxide field around 1 MV/cm causes mobile
charge to drift and to prevent any charge injection from hap-
pening. The flatband voltage shift can be used to determine
the mobile charge. Fresh samples were used for each test.
The data in Figure 8 show the C-V characteristics before
and after positive bias temperature stress for both undoped
dielectric (Figure 8(a)) and phosphorous doped dielectric
(Figure 8(b)). The undoped samples and phosphorus doped
samples indicates the VFB shift (different before and after
PBTS) of 0.35 V (mobile charge density of 2.16 1011 cm2)
and 1.15 V (mobile charge density of 6.55 1011 cm2),
respectively, while almost no hysteresis for forward and
reverse sweeps for both samples before and after PBTS.
These results show that the amount of mobile charge in phos-
phorus doped samples is significantly higher than the counter-
part probably due to the mobile ion gettering capability of
phosphorous.34,35 Positive BTS results obtained here also can
be explained by the electrons trapping at the oxide and inter-
face when the positive stress has been applied at 200 C
before C-V measurements have been performed. As men-
tioned before, a lot of electrons are trapped at the interface
when the positive bias was applied to the gate for 5 minutes
and causes the flatband voltage to shift to the positive
direction.36,37
The results for negative bias temperature stress (NBTS)
are shown in Figure 9 for both samples. The C-V characteris-
tics of the undoped sample are very stable; there is no
FIG. 7. Variation in the effective oxide charge density in samples 1 and 2 under negative (a) and positive (b) gate bias conditions.
FIG. 8. C-V curves illustrating the effect of mobile charge motion for undoped (a) and phosphorous doped dielectric (b) measured before (solid lines) and after
(dash lines) PBTS.
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hysteresis for forward and reverse sweeps before and after
stress, indicating the non-existence of mobile charges in the
dielectric. In contrast, there is a small flatband voltage shift
0.3 V (mobile charge density of 1.72 1011 cm2) in the
negative direction, which is observed for the phosphorous
doped samples. When the negative bias is applied to the gate
for 5 minutes at 200 C, the minority carrier (holes) attracted
to the interface and gets trapped. However, since holes are
minority carriers, the flatband voltage shift after the stress is
less compared to the shift caused by majority carriers. The
trends obtained from BTS have shown that the mobile charge
and trap in the oxide or interface have caused the instability
to the phosphorous doped samples.38,39 These features for
electron traps are consistent with the results obtained in
Secs. III C and III D and agree with the observations pub-
lished elsewhere.36,37
G. Interface trap density, Dit
Until now, the origin of interface traps remains unclear.
According to previous reports in the literature interface traps
can be associated with (1) carbon or silicon clusters at the
SiC/SiO2 interface, (2) intrinsic defects formed in the bulk of
gate dielectric, and (3) interfacial defects at the SiC/SiO2
interface. Reports also correlate the presence of a carbon
defect in the bulk SiC as being responsible for the low qual-
ity of gate oxide and increased value of Dit.
40 By incorporat-
ing phosphorous, the carbon vacancy in the gate oxide can
be replaced by P or P¼O, resulting in a stable silica matrix.41
Interface state density is known to play an important role in
the inversion layer mobility and hence the characteristics of
the MOSFET. The density of interface traps at SiC/SiO2 is
higher than Si/SiO2 and this is often considered to be the pri-
mary reason for low mobility.42 Many researchers reported
that mobility can be increased by reducing Dit;
7,9,43 however,
the relation between Dit and mobility is still not fully under-
stood.42 The data in Figure 10 show the Dit extracted for
both samples using the C-ws technique from room tempera-
ture quasi-static C-V measurements.44 It is worth noting that
the value of Dit is high in comparison to previously
published data because the C-ws technique can accurately
determine the contribution of fast states, which are not accu-
rately reflected in the more commonly used Terman or High-
Low methods.9,17 The voltage was swept from depletion to
accumulation at a rate of 0.1 V/s. Significant reduction can
be observed in the value of Dit at Ec–E¼ 0.2 eV (close to the
conduction band) for the phosphorous doped oxide in com-
parison to the undoped dielectric (sample 1). However, the
Dit values for sample 2 decrease more slowly as the energy
from the conduction band edge increases in comparison to
the undoped oxide. Near the conduction band, in the range
where Ec–E is between 0.2 and 0.28 eV, the Dit of the phos-
phorous incorporated dielectric is lower; however, once
Ec–E> 0.3 eV, the Dit of the undoped sample is lower and
decreases more rapidly with energy. This is due to the effect
of Dit reduction in phosphorous incorporated oxide, which is
not significant for Si face 4H SiC epilayers, and the level of
phosphorous incorporated into the oxide is insufficient to
form PSG in these samples.45 However, the results are com-
parable with previously published reports, which show a
FIG. 9. C-V curves illustrating the effect of mobile charge motion for undoped (Figure 9(a)) and phosphorous doped dielectric (Figure 9(b)) measured before
(solid lines) and after (dash lines) NBTS.
FIG. 10. Comparison of interface state density (Dit) as a function of energy,
extracted using the C-ws technique.
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reduction of Dit to 2 1012 cm2 at 0.2 eV below the con-
ductance band.6,9
Interface state density (Dit) as a function of the energy
level within the bandgap was also extracted across the mea-
sured temperature range for both samples using the Terman
method.46 As can be seen from the data in Figure 11, the
change in Dit close to the band edge as the temperature
increases is not consistent for both samples; however, a trend
at energies defined by Ec  E> 0.3 eV can be observed. The
extracted Dit for both dielectrics reduces with increasing
temperature across the measured energy range. This suggests
that the interface state density, Dit, has the temperature
dependence and therefore is electrically active at elevated
temperatures.47 At high temperatures, the oscillation of the
atoms around their equilibrium position results in the
replacement of the sharply defined energy level for the cap-
ture or emission of carriers with a probability density at the
specific energy. This results in an increase in the occupancy
of traps with carriers that have a sufficiently high energy to
enable a capture/emission process.48 These results can also
be explained by correlating the existence of slow and fast
interface states that have different time constants that only
begin to interact with semiconductor carriers at high temper-
atures,49 which is in agreement with the observation of the
SiO2/SiC interface annealed in nitrogen rich environments.
50
IV. CONCLUSIONS
We have shown that the incorporation of phosphorous at
the SiO2/SiC interface results in a reduction in the interface
state density near the conduction band, and an increase in the
instability of VFB, VTH, and NEFF at high temperatures. To
date, there are limited reports concerning the stability of
phosphorous doped SiO2 in 4H-SiC at elevated temperatures.
In this paper, the effect of phosphorous incorporation in the
gate dielectric was extracted from bidirectional C-V meas-
urements at temperatures up to 300 C. Although the effec-
tive oxide charge (NEFF) in phosphorous doped SiO2 has
been slightly reduced, the instability at high temperatures is
a concern. The results from other parameters (VFB and VTH)
also showed instability depending on the gate bias,
frequency, and temperature. In the forward sweep, both
samples provide stable VFB and VTH values even at high tem-
peratures. Meanwhile, in the reverse sweep, due to charge
trapping, VFB and VTH shifts increase with temperature. The
Dit of both samples was compared, and it was found that
phosphorous-doped oxides (sample 2) have slightly lower
Dit than undoped oxides near the conduction band.
In this case, the effect of mobile ions and charge traps at
high temperatures should not be neglected. This could cause
electron and hole trapping to occur in the gate dielectric and
at the SiC interface. The implementation of phosphorous
incorporated oxide in SiC is encouraging to improve the
channel mobility. However, the stability and reliability
aspects are always essential to be taken into consideration of
device performance. Therefore, it is important to improve
the stability of phosphorous incorporated devices not only at
room temperature but also at high temperatures so that the
advantageous effect of phosphorous incorporation is not
reduced. We have shown that although the inclusion of phos-
phorous with a concentration below 1% in the silicon dioxide
gate dielectric of MOSFET structures can be highly benefi-
cial for room temperature performance, the instability of the
resulting devices when operated at high temperatures means
that this technique is not suitable for high temperature
circuits.
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